Reducing Leakage Power and Optimize the Area of Flip Flop Design using Stack Transistor Technique
- Select Volume / Issue:
- Type of Publication:
- Stack Transistor, MOSFET, Variable Threshold, Propagation Delay, Stacking Technique
- Richa Singh; Dilip Ahirwar
- In this paper, a low leakage power and area optimize CMOS logic is design and simulated without giving up its performance. The methodology is base on series connected MOSFET called as stack transistor technique. Abstractly, the reduce size series connected MOS transistor with gate terminal is connected with each other behaves line a single gate input transistor. In this paper, a CMOS layout is design and simulated in a deep submicron technology with significant reductions in power, leakage, and area of the hybrid circuits when compared with the conventional design.
Full text: IJISM_755_FINAL.pdf