Parametric Optimization of Clocked Redundant Flip-Flop Using Transmission Gate
- Select Volume / Issue:
- Type of Publication:
- Transmission Gate, Master-Slave Latch, Adaptive Couple, Short Channel Effects, Flip-flops
- Sapna Sadhwani; Dr. Rita Jain
- In this paper the flip-flops circuits are designed with adaptive coupled transmission gate working on conditional precharge and the conditional capture technologies so as to reduce the redundant switching activities. The schematic level circuits are design and the parametric optimization is done at layout level. The D flip-flops in digital integrated circuit consume 50 % of area and power due to the redundant transition at the internal nodes when the input and output are at the same state. Timing simulation of transmission gate based flip flop shows the best power and delay optimization. The layout is designed using Microwind layout with 0.05 μm technology. In this paper NAND latch and Flip-flop both are discussed, also D-Flip-flops are using transmission gates are explained.
Full text: ijism-508-Final.pdf